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Anderson Graduate School of Management
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Anderson Graduate School of Management
University of California, Los Angeles
In 1991, IBM San Jose decided to produce and sell magnetic
heads for computer disk drives on the open market to original
equipment manufacturers. However, as IBM's wafer fabrication
facility increased the number of products it manufactured, its
manufacturing cycle time lengthened. Since cycle time is impor-
tant in competing in the open market, IBM San Jose formed a
study team (in cooperation with UCLA) to examine the wafer
fab and to develop ways to reduce cycle time. The team de-
signed a new production control system and proposed new
performance measures for operators and engineers. IBM imple-
mented the new production control system and established the
performance measures in June 1992, and the cycle time
decreased by 50 percent by the end of 1992.
IBM San Jose is a division of IBM thatmanufactures data storage and retrieval
systems (disk drives) for IBM mainframe
computers and workstations. It produces
magnetic heads for the disk in a wafer fab-
rication facility (wafer fab)—a capital in-
tensive facility whose fixed costs are high
and whose variable costs are relatively
low. To lower the average fixed cost (per
unit), IBM San Jose decided to produce
and sell magnetic heads on the open mar-
ket in 1991. However, because different
types of magnetic heads require different
types of operations, increasing the number
of product types complicates production.
Consequently, the manufacturing cycle
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time (or manufacturing lead time) length-
ened. Long manufacturing cycle time de-
creases IBM's competitiveness, especially
when the competitors (such as Seagate,
Hitachi, and Fujitsu) not only compete on
price and quality but also on speed
[Blackburn 1991, Hill 1988]. To examine
the wafer fab and to develop ways to re-
duce the cycle time, IBM San Jose and
UCLA formed a study team at the begin-
ning of 1992.
After an initial investigation of the oper-
ations at the wafer fab, we identified two
major causes for long and unstable (or un-
predictable) cycle time. The first cause is
the complexity of the manufacturing pro-
cess and its inherent uncertainties, such as
rework and yield loss. These characteristics
tended to cause high work-in-process in-
ventories (WIP) and long cycle time. The
second cause was the existing produchon
control system. It did not fully exploit the
system information on rework, yield loss,
and work-in-process inventories to stabi-
lize (or control) the cycle time. Because cy-
cle time was unpredictable, the managers
released work orders early to prevent late
shipments. They also maintained a fairly
large inventory of finished wafers to meet
the demand. These two practices increased
the total inventory in the system as well as
the cycle time. In addition to observing the
operation, we interviewed the managers
and various personnel to understand the
incentives for reducing cycle time. We
learned that the existing performance meas-
ures did not include cycle time [Demeester
and Tang 1993]. For this reason, we rec-
ommended that IBM modify its perform-
ance measures to give the managers and
personnel incentives to reduce cycle time.
Based on our observahons and input from
management, we believed that a new pro-
duction system could reduce cycle time.
However, it was made clear to us that a
new production control system (a) should
be based on the existing system, and (b)
should be simple.
An optimal production control system
that enabled management to meet the de-
mand with the minimum amount of WIP
and the shortest cycle time would have
been ideal. However, because of the sys-
tem's dynamics (such as the process yield,
rework, and demand forecasts) and its
The performance measures did
not include cycle time.
complexity (the number of products, the
number of circuit layers, and the number
of work centers), it is extremely difficult to
evaluate the performance of a production
control system analytically. In fact, there is
no known optimal produchon control sys-
tem for a reentrant flow shop with rework,
uncertain yields, and uncertain demand.
Several researchers have developed var-
ious production control systems that utilize
some basic ideas. For example, Glassey
and Resende [1988b] have developed a
production control system for maximizing
the throughput rate of the wafer fabs. The
key idea of their system is to release the
wafers to the fab so that the bottleneck
work center does not become idle.
While the existing production control
systems described in the literature have fo-
cused on maximizing throughput, our pro-
duction control system is intended to stabi-
lize and to reduce cycle time. It is based on
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the existing system and it divides produc-
tion control decisions into production re-
lease decisions and production dispatch deci-
sions. The production release decisions are
made by the line manager, who specifies
the number of wafers to be released to the
system. The production dispatch decisions
are made by operators, who schedule the
wafers to be processed at the work centers.
The production release decisions affect the
production dispatch decisions as follows.
The production dispatch decisions depend
on the type and the number of wafers
waihng to be processed at each work cen-
ter; however, the total number of wafers in
the system is controlled by the production
release decisions. The line manager bases
the production release decisions on an ag-
gregate model of the wafer fab. Despite its
simplicity, this aggregate model still cap-
tures the stochastic nature of the wafer fab
and the dynamics of the material flows in
the wafer fab. At the same time, it retains
a level of aggregation that makes it easy to
understand. The production dispatch deci-
sions are based on a simple myopic policy
circuits built on top of
a ceramic wafer
that gives highest priority to the wafer that
is furthest behind the planned completion
schedule. The combined effect of the pro-
duction release and production dispatch
decisions is that the cycle time will be sta-
bilized and that a simple mechanism can
be applied to reduce the cycle time
gradually.
The Manufacturing Process
The wafer fab at IBM San Jose manufac-
tures the circuits for magnetic heads of dif-
ferent computer disk drives as follows: a
number of circuits for many identical mag-
netic heads are built on top of a single ce-
ramic wafer (Figure 1).
To build the circuits, fhe wafer fab uses
thin film processing technology that adds
or removes very thin patterns of materials
to or from the surface of the wafer. The
circuits generally consist of multiple layers
of different materials (Figure 2).
The wafer fab uses similar processes to
form each layer of the circuit. These pro-
cesses can be grouped into the following
six categories: vacuum deposition, photo-
lithography, inspection, plating, etching.
one magnetic head
Figure 1: This ceramic wafer (left) can produce eight identical magnetic heads. One is shown
enlarged on the right. On its top surface are the circuits built during wafer fabrication.
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Figure 2: Using thin film processing technology, the wafer fab builds the necessary circuit
layers, one on top of the other. The circuits on this wafer require only three layers.
and ion milling. They are similar fo the pro-
cesses used in fabricating integrated cir-
cuits that are described by Burman et al.
[1986], Chen et al. [1988], Mead and
Conway [1980], and Reinhard [1987].
Six types of processes are used for fabri-
cating wafers:
(1) Vacuum deposihon is a batch pro-
cess that deposits a fhin layer of a certain
type of mefal on a batch of wafers in a
vacuum chamber.
(2) Photolithography consists of three
steps: (a) photoresist; (b) masking; and (c)
developing. !n the photoresist step, a light-
sensitive coating (photoresist) is placed on
top of the wafer. Then, in the masking
step, the coated wafer is exposed to ultra-
violet light through a mask that contains
the pattem of the photoresist to be re-
moved. Finally, in the developing step,
special chemicals are used to remove the
unexposed photoresist on the wafer
[Burman et al. 1986, Chen et al. 1988].
(3) Inspection consists of various proce-
dures used to check whether the wafers
have been processed properly and if the
circuits on the wafers satisfy certain speci-
fications.
(4) Plating is an electrolytic batch pro-
cess in which various types of metallic ma-
terials are deposited on a batch of wafers
immersed in a tank that contains the right
types of metallic ions.
(5) Etching is a batch process in which
special chemicals are used to remove cer-
tain types of materials from the wafer ac-
cording to the pattern determined in the
photolithography process.
(6) Ion milling is a process in which ion
bombardment is used to remove material
from the wafer with very high precision.
In the wafer fab, machine tools that per-
form the same process, for example, ion
milling, are grouped into a work center.
During wafer fabrication, multiple layers
are formed on top of a wafer and each
layer has its own requisite sequence of op-
erations. Therefore, each type of wafer has
its own process flow or required sequence
of operations (Figure 3). The process flow
of IBM's system is similar to those of other
wafer fabs [Cory 1986, Martin-Vega et al.
1989). Specifically, each wafer makes mul-
tiple visits to the same work center at dif-
ferent points in the fabrication process.
Such a system is known as a reentrant flow
shop (Figure 3).
Cycle Time
Reentrant flow shops are known to have
long and unstable cycle times. Planning
and controlling the flow of materials
through such a shop is difficult because of
the reentrant nature of the process flow









Figure 3: In Ihis process flow of a wafer with seven layers, all operations required for the same
circuit layer are aligned horizontally, and all operations performed by the same work center
are aligned vertically. For simplicity, we did not include the process flow due to rework.
Resende 1988a, 1988b]. At the IBM wafer
fab, other factors also contribute to the
long and unstable cycle time: the long net
processing time, the uncertain yields, the
rework, the system uncertainties, and the
delays caused by batch processing and
machine setups.
The total processing time each wafer
takes is fairly long because each wafer re-
quires over 200 operations at a number of
work centers.
The system uncertainties include ma-
chine failures, uncertain process yield, and
rework. Machine tools sometimes fail to
perform within specifications; this disrupts
the flow of materials in the fab and causes
the cycle time to increase and to fluctuate.
Wafers are tested at different points in the
process. Those that pass continue the pro-
cess, those that fail are either scrapped or
sent back to an earlier operation for re-
work. This increases the cycle time and
causes it to fluctuate even more.
Since the fab uses different fixtures or
different material-handling systems for dif-
ferent processes, batch sizes differ by
wafer type and process. Therefore, it is not
uncommon for one batch of wafers to wait
for another one to form the right batch
size for the next operation. In addition,
setup times incurred when a machine tool
switches from one type of wafers to an-
other or from one layer to another increase
the cycle time.
We could reduce the cycle time by im-
proving the fabrication process: reducing
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the net processing time, increasing the ma-
chine reliability, increasing the processing
yield, reducing the batch sizes, and reduc-
ing the setup times. We could also reduce
it by reducing the size of work-in-process
inventories in the system [Graves 1988], so
we designed a new production control sys-
tem that stabilizes the WIP and reduces
the WIP if IBM makes certain improve-
ments in the fabrication process.
A New Production Control System
The primary objective of our production
control system is to control the flow of ma-
terials in the fab so that it will complete
the wafers according to the planned sched-
ule (and meet customer demands). The
secondary objective is to control the work-
in-process inventories so that the cycle
time will be reduced and stabilized. To ac-
complish these objectives in a reentrant
flow shop, we based our system on the ex-
isting system in which the production con-
trol decisions are divided into two types:
production release decisions and produc-
tion dispatch decisions. The production re-
lease decisions are based on global infor-
mation (such as WIP, yields, and planned
cycle time) and specify the number of wa-
fers of each type to release to the fab at
the beginning of each time period (or
shift). Within each time period, the pro-
duction dispatch decisions are based on lo-
cal system information (such as machine
availability, yields, and due dates) and set
priorities for the different types of wafers
at different stages of the process that are
waiting at each work center. These system-
generated decisions are then used by peo-
ple to make real decisions. The line man-
ager, who manages the WIP in the system,
makes the release decisions. Operators, re-
sponsible for processing the wafers accord-
ing to schedule, make the dispatch deci-
sions. The release decisions affect the dis-
patch decisions. The dispatch decisions
depend on the distribution of WIP (the
type and the amount of WIP waiting to be
processed at different work centers); how-
ever, the production release decisions con-
trol the total amount of WIP.
Because the process flow is very com-
plex, any production release decisions that
depended directly on the detailed informa-
tion from each work center would be too
complex to be practical. We therefore de-
veloped an aggregate model of the wafer
fab to generate simple production release
decisions (appendix). To monitor the prog-
ress of the wafers through each layer (in-
stead of at each step of the process), we
aggregate the operations that belong to a
single layer into a single production stage.
In this way we modeled the entire wafer
fab as a serial production system that faces
uncertain yield at each stage and uncertain
demand. We then adapted the production
rule developed by Tang [1990] to generate
release decisions for each stage (or layer)
The line managers were
measured by how well they
met demand.
(appendix). The production release deci-
sions do not deal with the reentrant flow
process directly; however, we considered
the reentrant nature of the process flow ex-
plicitly in the design of the production dis-
patch decisions.
In our production control system, the
goal of the production release decisions
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and production dispatch decisions is to
complete the wafers according to a
planned production schedule. The sched-
ule is based on a planned cycle time,
which serves as a benchmark for the actual
cycle time. For instance, if all the wafers
are completed according to the schedule,
then the actual cycle time will be equiva-
lent to the planned cycle time. At IBM San
Jose, we noticed that the production sched-
Average cycle time was
reduced by up to 50 percent.
ule was based on too short a planned cycle
time. Since the existing production control
system was based on an unrealistic
planned cycle time, the actual average cy-
cle time exceeded the planned cycle time
by a wide margin, and managers could not
rely on the operational decisions it speci-
fied. To gain the confldence of manage-
ment, we used a more realistic planned
cycle time that was based on historical
performance and that included a safety
time at the end of each stage (or layer)
(appendix).
Within each time period, the actual yield
for each operation is uncertain. For this
reason, the WIP fluctuates from period to
period. To maintain the right amount of
WIP in the system (so that the actual aver-
age cycle time will be close to the planned
cycle time), we developed production re-
lease decisions (using the release rule de-
veloped by Tang [1990]) that consist of a
push component and a pull component
(appendix). The push component specifies
the number of wafers to be released to the
fab at each stage; these quantities are
based on the planned cycle time and the
updated demand forecasts. However, to
compensate for fluctuations in WIP due to
yield loss and rework the pull component
adjusts the quantity specified by the push
component. This adjustment is positive or
negative depending on whether the actual
WIP level is below or above the target
level. It follows the pull philosophy in
which production decisions depend on the
WIP level of the system.
Because of the reentrant nature of the
wafer fabrication process, at any time dif-
ferent types of wafers at different stages of
the process are waiting to be processed at
each work center. We used information
about the distribution of the WIP in the
system, the planned yield of each opera-
tion, and the planned cycle time to esti-
mate the due date and the completion time
for each of the wafers. Our production dis-
patch policy assigns a higher priority to
those wafers that are behind schedule (ap-
pendix). Although other dispatch policies
may outperform ours, we think that ours is
simple and practical.
The production release decisions and the
production dispatch decisions are aimed to
complete the wafers according to the
planned schedule so that the actual aver-
age cycle time will be close to the planned
cycle time. Based on the theoretical results
presented by Tang [1990], the actual aver-
age cycle time will equal the planned cycle
time if the following assumptions are satis-
fied: (a) no defective wafers are cycled
back for rework to an earlier operation that
belongs to an earlier layer; (b) process
yields at different layers are independent;
(c) processes have small batch sizes and
low setup times; (d) each work center has
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multiple machines with enough capacity to
perform the different operations required
at different layers, which minimizes the in-
teractions among different layers that are
caused by the reentrant flow; and (e) the
demand process and the yields are station-
ary. Assumptions (a) through (d) are satis-
fied to a large extent at the IBM wafer fab;
however, it is clear that assumption (e)
might be violated. Our experience at the
IBM wafer fab showed that the bias cre-
ated by this violation is minimal because
the pull component of the production re-
lease decisions makes the system self ad-
justing [Denardo and Tang 1994]. In any
event, those applying our production con-
trol system should take the limitations
created by the above assumptions into
consideration.
Reducing Cycle Time Continuously
To reduce the actual cycle time, we need
to reduce the planned cycle time. We de-
veloped a simple mechanism to reset the
planned cycle time when certain system
improvements are observed.
We can reduce the planned cycle time
when we reduce the mean or the variance
of actual cycle time of the work centers.
We can do this by making system im-
provements (such as reducing setup time
and improving process yield) or by making
operational improvements (such as im-
proving the coordination of activities
among work centers). In addition, we can
reduce the variance of the actual cycle time
of the work center by using a production
control system that stabilizes the cycle
time.
Once we have reduced the mean or the
variance of the actual cycle time of the
work center, we can reset the planned cy-
cle time. Suppose that the managers and
the engineers have developed a way to im-
prove the process yield at a work center.
This will make its actual average cycle time
less than its planned cycle time. (Improv-
ing the process yield at a work center re-
duces the amount of rework going from
this work center to other work centers in
the same layer. Hence, it reduces the ac-
tual average cycle time for those work cen-
ters as well.) We can then reset the
planned cycle time for this layer (appen-
dix) by using the updated value of the av-
erage actual cycle time of the work centers.
Hence, we can reduce the total planned
cycle time accordingly.
In addition, suppose that we have re-
duced the variance of the actual cycle time
of a work center. Then we can reduce the
planned safety time and the planned cycle
time for this layer accordingly (appendix).
The cycle time reduction for this layer and
its corresponding reduction in WIP will not
affect the improvements made in succeed-
ing layers because the production release
decisions control exactly which WIP gets
released from one layer into the next. So,
we can carefully reset the planned cycle
time for each layer. In this way, we can
gradually reduce the planned cycle time as
management and employees continue to
improve the system and its operation.
To stabilize and reduce the cycle time at
each work center, one must have the full
cooperation of operators, engineers, and
managers. Before we implemented the pro-
duction control system, we noticed that
inconsistent performance measures at the
IBM wafer fab could hinder implementing
any program to reduce the cycle time. The
hne managers were measured by how well
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they met demand, the process engineers
were measured by the process yield, and
the operators were measured by the pro-
duction volume. With such inconsistent
performance measures, it would be difficult
to coordinate the activities needed to im-
prove the system and its operation and to
reduce cycle time. For exampie, operators
would favor reducing setup times, but pro-
cess engineers have no incentive to de-
velop procedures to reduce setup times. To
help coordinate the activities needed to im-
prove the system and its operation, we
proposed forming a cross-functional team
for each work center that is composed of a
manager, engineers, and operators. We
also proposed that the performance mea-
sures for the members of the team include
the actual average cycle time of the work
center. The facility adopted both recom-
mendations in April 1992. The reorganiza-
tion has empowered the cross-functional
teams to develop ways to improve opera-
tions at each work center.
Implementation Results
In March 1992, we presented our plans
for the new production control system to
top management and discussed the plan
for continuous cycle time reduction (Figure
4). The support from top management and
the commitment from other personnel led
the information systems department at
IBM to develop computer codes for the
new production control system. IBM im-
plemented the new production control sys-
tem in early June 1992. From May 1992 to
August 1992, the total demand and the
product mix remained fairly stable but av-
erage cycle time changed. The actual aver-




















Figure 4: The actual average cycle time of three major products (A, B, and C) decreased from
May 1992 to August 1992 at the IBM wafer fab. The vertical axis was standardized with respect
to the actual average cycle time of product A in May 1992.
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percent. In addition, actual average cycle
times of different products were initially
very different but became very similar.
(When average cycle times of different
products are similar, managers find it eas-
ier to quote lead times for their customers.)
Moreover, the work-in-process in the sys-
tem fell by as much as 50 percent between
June and August 1992. (This is not surpris-
ing, given the direct relationship between
WIP and cycle time.) These major im-
provements were partly due to the new
production control system; however, we
believe that the cross-functional approach
and the new performance measures are
important contributing factors in reducing
cycle times.
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We used a simple way to aggregate the
operations belonging to a single layer into
a single production stage (Figure 5).
In our simple example, there are three
work centers A, B, and C. Work center A
performs operations 1 and 3, B performs
operation 2, and C performs operation 4.
This fab processes a single type of wafer
with two circuit layers. Layer 1 requires
operations 1 and 2, while layer 2 requires
operations 3 and 4. This wafer fab is a
reentrant flow shop with each wafer visit-
ing work center A twice. Based on the test
result after each operation, each wafer is
scrapped, cycled back to previous opera-
tions for rework, or proceeds to the next
operation. Here we assume that a defective
wafer is either scrapped or cycled back for
rework to an earlier operation (or the same
operation) that belongs to the same layer
(that is, it is not sent for rework on an ear-
lier layer). In this case, there is no interac-
tion between different layers in terms of
rework. This assumption turns out to be
very reasonable for the IBM wafer fab in
San Jose,
Since the production release decision is
made at the beginning of each time period,
the planned yield for each operation is up-
dated at the beginning of each time period.
Within each time period, we assume that
the actual yield equals the planned yield.
Clearly, this assumption would be more
reasonable if the time period were reason-
ably short. (The actual data we obtained
from the engineers shows that the actual
yield does not vary much within a time pe-
riod,) In our example, the planned yields
are as follows. After operation 4, a wafer
has a 0.05 chance of being scrapped, a
0,25 chance of being sent back to opera-
tion 3 for rework, a 0.25 chance of being
sent back to operation 4 for rework, and a
0.45 chance of entering the finished wafer
buffer, IBM estimates these probabilities
using historical data and updates them
regularly.
To keep track of the work-in-process in-
ventories in the system, our new produc-
tion control system specifies two types of
buffers that store the work-in-process in-
ventories: an intralayer buffer located im-
mediately before each operation and an in-
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Figure 5: In the material flow in this wafer fab with three work centers, two layers, and four
operations, operations in the same layer are aligned horizontally and operations in the same
work center are aligned vertically. We indicated material flows, rework, and scrap, along with
the corresponding probabilities.
each layer. The distinction between these
buffers is conceptual. For instance, the
physical location of the intralayer buffers
for operations 1 and 3 and the interlayer
buffer of layer 1 could be a single storage
space that is physically located near work
center A,
To aggregate the operahons that belong
to a single layer into a single production
stage, we aggregate the planned yields of
the operations within a layer into the ag-
gregated layer yield. In addition, we aggre-
gate the WIP in the intralayer buffers into
the aggregated layer inventory. We now
show how to aggregate the planned yields
and the WIP within a layer.
Aggregated Layer Yield
For any operation i that belongs to layer
k. where i - 1, 2, 3, 4, and fc = 1, 2, let hf
be the probability that a wafer, starting
from operation i (that belongs to layer k),
will reach the interlayer buffer located im-
mediately after layer k. By assuming that
the planned yields are independent, we
can compute these probabilities by model-
ing the fiow of a wafer within layer k as an
absorbing Markov chain. (Here we assume
that the yields at different operations are
independent. At the IBM wafer fab, the ac-
tual yield information provided by the en-
gineers shows that the correlations of the
yields at different operations are low.
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Hence, this assumption is quite reason-
able.) Specifically, we consider each opera-
tion as a state, scrap as an absorbing state,
and exit to the interlayer buffer k as an-
other absorbing state. In this case, we can
compute the probability fc* for each opera-
tion at each layer, (The details of this sim-
ple computation are given in Theorem
3.3.7 on page 52 by Kemeny and Snell
[1960], Details are omitted.) In our exam-
ple, it can be easily shown that b] = 0.8, ^ 2
= 0.8, bl - 0.9, and bl = 0.9, These proba-
bilities enable us to aggregate the planned
yields of the operations within a layer into
the aggregated layer yield. Let y^ be the ag-
gregated yield of layer k (that is, the proba-
bility that a wafer, starting from the begin-
ning of layer k, will reach the interlayer
buffer k without being scrapped). Then /
^ fcf, where operation / is the first opera-
tion in layer k. In our example, the yield of
layer 1 is given by y^ = b\ = 0.8, and the
yield of layer 2 is given by y^ ^ bl - 0.9,
Since the aggregated layer yields depend
on the planned yields, they are updated at
the beginning of each time period.
Aggregated Layer Inventory
At the beginning of each time period, we
aggregate the WIP in the intralayer buffers
(that belong to layer k) into aggregated in-
ventory for the interlayer buffer located
immediately after layer k. Let w^t) be the
inventory level at the interlayer buffer lo-
cated immediately after layer k at the be-
ginning of period (. Let //(f) be the work-
in-process inventory in the intralayer
buffer located in front of operation / that
belongs to layer k at the beginning of pe-
riod t. It follows from the definition of b^
that out of these !'l{t) wafers, b^l^it) wafers
are expected to complete all operations in
layer k successfully. In our example, the
expected aggregated inventory level for
layer 1, denoted by B^{t), is equal to
B\t) = b\J\(t) w\t). (1)
Similarly, the expected aggregated inven-
tory level for layer 2, denoted by B\t), can
be written as
Using the aggregated yield and the ex-
pected aggregated inventory level of each
layer, we can model the operations for pro-
cessing a layer as a production stage. For
example, the two-layer wafer fab in Figure
5 can be modeled as an aggregated system
with two production stages. A buffer lo-
cated immediately after each stage stores
the aggregated inventory of each layer
(Figure 6). In addition, the yield of each
stage is the aggregated yield of the
corresponding layer.
Planned Cycle Time for Each Stage
The aggregate model describes a serial
production system that faces uncertain
Aggregated layer yield
Aggregated layer inventory
Figure 6: This represents the aggregate model for the wafer fab in Figure 5^  along with the
aggregated layer yields and the aggregate layer inventories.
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yield and uncertain demand. We can adapt
the model developed by Tang [1990] for
serial production systems to develop pro-
duction release decisions for this aggre-
gated system. To use Tang's production re-
lease rule for each stage (or layer), we need
to specify the time to release the wafers
and the target work-in-process inventory
needed to meet the future demand. In
Tang's model, it is assumed that the cycle
time of each stage is equal to one period.
However, the cycle time of each stage in
our aggregated system might not be equal
to one period. In our system, the planned
cycle time of a stage (or a layer) is equal to
the sum of the planned cycle time of the
work centers within the layer and the
planned safety time. The planned cycle
time of a work center is equal to the esti-
mated amount of time that a wafer spends
at that work center in that layer, which in-
cludes both the time that a wafer waits in
the intralayer buffer (including the time
due to rework, machine failure, setup time,
and waiting time to form a complete batch
for the next operation) and the actual pro-
cessing time. The planned safety time is
equal to the estimated run-out time of the
safety stock in the interiayer buffer.
To set the safety stock and the planned
safety time for layer 2 (Figure 5), let TI be
the actual cycle time of work center A in
layer 2, where rj, is a random variable. De-
fine Tc in a similar way. Let Dj be the de-
mand in period i. For simplicity, we as-
sume that D;, I = 1, . , . , are i.i.d. random
variables. Suppose we utilize the order-up-
to level policy described by Peterson and
Silver [1979], Then we can set the planned
safety stock for the interlayer buffer after
layer 2 to na2, where n is the safety level
specified by management and a2 is the
standard deviation of the demand over the
actual cycle time of layer 2. In this case, a2
= Vvar ( I ,4 r ' D,). The planned safety
stock, n(j2, is expected to be depleted after
£(min {TT: 2r=i D, > noz}) periods, For sim-
plicity, we approximate this quantity by
setting the planned safety time S^ to nai/
E{Di). It is easy to check that ff; decreases
as the variance of the actual cycle time of
the work center decreases. Hence, we can
reduce the planned safety stock and the
planned safety time of a layer when the
variance of the actual cycle time of the
work center decreases [Graves 1988].
So, at the beginning of a time period, let
^, tB, tc be the planned cycle time of work
center A, B, and C within layer k and let S^
be the planned safety time for the inter-
layer buffer located after layer /c, where it
= 1, 2, These times are based on actual
historical data and are updated at the be-
ginning of each time period. Since layer 1
requires operations performed in work
centers A and B, the planned cycle time for
layer 1, denoted by c^ is
r^ = t^ 4- l-"^ 4- C' /•3\
C I^ -t- rj) i- 5 . (3)
Similarly, the planned cycle time for layer
2, c^, can be written as
c' = t', + tl + S\ (4)
Target Inventory for Each Stage
To adapt Tang's production release rule,
we need to specify the target inventory for
each stage (or layer). This target inventory
serves as the benchmark for the WIP at
each layer, (Since each stage in the aggre-
gated system corresponds to a layer of op-
erations in the wafer fab, the target inven-
tory for a stage corresponds to the target
level for the aggregated WIP for that
layer.) At the beginning of period t, let
D{t + ;) be the "updated" demand forecast
for period t + ;. In our model, we assume
that the demand occurs at the end of each
time period. We set T\t), the updated tar-
get inventory for stage k at the beginning





Essentially, the target inventory for each
layer is equal to the cumulative demand
forecasts (adjusted for the aggregated
yields of the succeeding layers) in the peri-
ods that correspond to the planned cycle
time of that layer. The planned cycle time
of each layer includes the planned safety
time, and the planned safety time accounts
for the demand uncertainty. Thus, the tar-
get inventory for each layer includes the
necessary safety stock to cope with de-
mand uncertainty.
The Production Release Decision for
Each Layer
Given the planned cycle time c'' and the
target inventory T*(() for layer k, we can
obtain the production release decision for
the aggregated system at the beginning of
period t. Let X\t) be the number of wafers
to be released from the interlayer buffer to
layer k during period t, where k = I, 2.




The production release decision consists
of a push component and a pull compo-
nent. The first term in (7) depends on the
total planned cycle time for both layers, c'
+ c^, and on the effective aggregated yield
for both layers, yY. It (D{t + c^ + c^)/
(v'l/^ )) represents the number of wafers to
be released in period / for layer 1 so that
the expected number of wafers to be com-
pleted in period f + c^  + cMs equal to
D(( -f c' + c^ ). Hence, this term corre-
sponds to the push component because it
is based on the demand forecasts and the
planned cycle time.
The second and fhe third terms are in-
tended to restore the interlayer buffer in-
ventory B\l) back to its target T\t). They
compensate for the deviations of fhe ag-
gregated layer inventory from the respec-
tive target layer inventory at each stage
downstream from layer 1. (These devia-
tions are adjusted by the aggregated layer
yields.) For instance, if the aggregated
layer inventory at layer 2, B\t), is above
(below) its target T^{t), the second term will
decrease (increase) the number of wafers
to be released at layer 1 (that is, upstream
from layer 2). The third term can be inter-
preted in a similar way. Therefore, the sec-
ond and the third terms correspond to the
pull component of the production release
decisions. (Denardo and Tang [1992] and
Tang [1990] discuss this class of linear pro-
duction control policies in detail.)
The production release decisions speci-
fied in (7) and (8) enable fhe managers fo
specify the release quantifies (X'(0 3"*^
X (^0) as quotas for the operators to meet in
period t. (We do not encourage the opera-
tors to exceed these quotas because early
completion would make if difficult to iden-
tify the work center af which we can re-
duce the planned cycle time in the future.)
If fhe quotas are met in each period and
fhe aggregated layer yields are accurate,
the layer inventories will be restored to
their targets, the demands will be met, and
the average actual cycle time will be equal
fo the planned cycle time. This observation
suggests fhat our production release deci-
sions can be used fo control the WIP in the
sysfem so that the actual cycle time is close
to the planned cycle time.
The Production Dispatch Decision for
Each Work Center
The production release decision is made
only at fhe beginning of each time period,
while production dispatch decisions are
made at various points within each time
period. Because of the reentrant nature of
the process, there are wafers from different
layers waiting fo be processed at a work
center af any time. Our production dis-
pafch decisions prioritize the wafers to be
processed at a work center so fhat the
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wafers will be completed according to
schedule. The priority is based on an esti-
mated tardiness of the wafers waiting to be
processed in front of the work center. Spe-
cifically, the estimated tardiness of a wafer
is the difference between its estimated
completion time and its estimated due date
(that is, the time when it is expected to be
needed to satisfy demand). Both estimates
are updated at the beginning of each pe-
riod.
For example, in Figure 5, wafers are
waiting in the intralayer buffers in front of
operation 1 and operation 3 to be pro-
cessed by work center A at time z within
time period \. By using the updated infor-
mation on the process yields at the begin-
ning of period f, we can check that the to-
tal expected number of completed wafers
that can be generated from the work-in-pro-
cess inventories that are downstream from
operation I is equal to \\{i)hY + '^'(2)y^
+ B\i), where iV^z) is the work-in-process
inventory in the intralayer buffer located in
front of operation 2 at time z, iu'(2) is the
interlayer buffer inventory for layer 1 at
time z, and 6^ (2) is the aggregated layer in-
ventory for layer 2 at time z. We can com-
pute B\z) in a way similar to that in (2).
Since the demand occurs only at the end
of each period, we can determine d, {the
estimated due date for the wafers that are
waiting in the intralayer buffer for opera-
tion 1) by comparing this amount with the
demand forecasts in future periods. In this
case, the estimated due date rf, (measured




This estimated due date rf, can be inter-
preted as the expected depletion time (meas-
ured in time periods) for the inventories
that are downstream from operation 1. By
using the same approach, we can deter-
mine d-i, the estimated due date for the
wafers that are waiting in the intralayer
buffer for operation 3, as
Mm {r: Z D{s)
(10)
For each of the intralayer buffers, we
compare the estimated due date with the
estimated completion time of those wafers
waiting in the intralayer buffer. For in-
stance, the estimated completion time of
those wafers waiting for operation 1 is
equal to [2 -t- (c' 4- c )^]. The estimated tardi-
ness for those wafers that are waiting to be
processed at work center A for operation 1,
denoted by U]{z), is given by
u,(2) - [2 + (c' -I- c^ )] - dj{z). (11)
Similarly, we can express 1/3(2), the esti-
mated tardiness for those wafers that are
waiting to be processed at work center A
for operation 3, as
1/3(2) = c'] - (12)
In this case, our production dispatch de-
cision follows a myopic policy in which a
higher priority will be assigned to an oper-
ation that has a higher value of estimated
tardiness. For example, operation 3 will be
given a higher priority if W3 > u^. Hence,
our production dispatch decision aims to
complete the wafers according to the
planned schedule by assigning a higher
priority to tardy wafers. The production
dispatch decisions provide guidelines only
for determining the order in which differ-
ent types of wafers should be processed.
The operator decides whether to process
partial batches or to wait (in order to pro-
cess full batches).
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